摘要
Optimal device integrity was achieved in Ni/SiGeOx/TiOy/TaN resistive memory by using a formingfree switch with a low switching power of 790 mu W, stable endurance of 10(4) cycles, optimal retention time of 10(5) s, resistance window of at least 1150x, and tight current distributions at 85 degrees C. These characteristics are attributed to the low current switching obtained using SiGeOx with a high oxygen vacancy density and highly defective TiOy grain boundaries.
原文 | English |
---|---|
頁(從 - 到) | 7916-7919 |
頁數 | 4 |
期刊 | Journal of Nanoscience and Nanotechnology |
卷 | 19 |
發行號 | 12 |
DOIs | |
出版狀態 | Published - 12月 2019 |