跳至主導覽
跳至搜尋
跳過主要內容
國立陽明交通大學研發優勢分析平台 首頁
English
中文
首頁
人員
單位
研究成果
計畫
獎項
活動
貴重儀器
影響
按專業知識、姓名或所屬機構搜尋
Exploration and evaluation of low-dropout linear voltage regulator with FinFET, TFET and hybrid TFET-FinFET implementations
Chia Ning Chang, Yin Nien Chen,
Po-Tsang Huang
,
Pin Su
, Ching Te Chuang
國際半導體產業學院
電子研究所
研究成果
›
同行評審
9
引文 斯高帕斯(Scopus)
總覽
指紋
指紋
深入研究「Exploration and evaluation of low-dropout linear voltage regulator with FinFET, TFET and hybrid TFET-FinFET implementations」主題。共同形成了獨特的指紋。
排序方式
重量
按字母排序
Keyphrases
Fin Field-effect Transistor (FinFET)
100%
Low Dropout
100%
Linear Voltage Regulator
100%
Operating Current
25%
Power Supply Rejection Ratio
25%
Analog Implementation
25%
Superior Performance
12%
Table-driven
12%
Device Characteristics
12%
Loop Gain
12%
Load Regulation
12%
Bias Current
12%
Frequency Response
12%
Verilog
12%
Sentaurus
12%
High Bias
12%
Media Bias
12%
Mixed-mode Simulation
12%
Hybrid LDO
12%
Low Bias
12%
3D TCAD
12%
TCAD Simulation
12%
Operating Voltage
12%
Digital LDO
12%
Physics-based
12%
HSPICE
12%
Load Power
12%
Digital Dropout
12%
Digital Implementation
12%
Engineering
Power Supply Rejection Ratio
100%
Linear Voltage Regulator
100%
Simulation Result
50%
Lookup Table
50%
Mixed Mode
50%
Loop Gain
50%
Load Regulation
50%
Operating Voltage
50%
Frequency Response
50%
Load Power
50%
Computer Science
Rejection Ratio
100%
Superior Performance
50%
Verilog
50%
Frequency Response
50%
Mixed-Mode Simulation
50%