Exploiting event-level parallelism for parallel network simulation on multicore systems

Shie-Yuan Wang*, Chih Che Lin, Yan Shiun Tzeng, Wen Gao Huang, Tin Wei Ho

*此作品的通信作者

研究成果: Article同行評審

5 引文 斯高帕斯(Scopus)

摘要

This paper proposes a parallel simulation methodology to speed up network simulations on modern multicore systems. In this paper, we present the design and implementation of this approach and the performance speedups achieved under various network conditions. This methodology provides two unique and important advantages: 1) one can readily enjoy performance speedups without using an unfamiliar simulation language/library to rewrite his protocol module code for parallel simulations, and 2) one can conduct parallel simulations in the same way as when he conducts sequential simulations. We implemented this methodology and evaluated its performance speedups on the popular ns-2 network simulator. Our results show that this methodology is feasible and can provide satisfactory performance speedups under high event load conditions on wired networks.

原文English
文章編號6133252
頁(從 - 到)659-667
頁數9
期刊IEEE Transactions on Parallel and Distributed Systems
23
發行號4
DOIs
出版狀態Published - 23 1月 2012

指紋

深入研究「Exploiting event-level parallelism for parallel network simulation on multicore systems」主題。共同形成了獨特的指紋。

引用此