Exceedingly high performance top-gate p-type sno thin film transistor with a nanometer scale channel layer

Te Jui Yen, Albert Chin*, Vladimir Gritsenko

*此作品的通信作者

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

Implementing high-performance n-and p-type thin-film transistors (TFTs) for monolithic three-dimensional (3D) integrated circuit (IC) and low-DC-power display is crucial. To achieve these goals, a top-gate transistor is preferred to a conventional bottom-gate structure. However, achieving high-performance top-gate p-TFT with good hole field-effect mobility (µFE) and large on-current/off-current (ION /IOFF) is challenging. In this report, coplanar top-gate nanosheet SnO p-TFT with high µFE of 4.4 cm2 /Vs, large ION /IOFF of 1.2 × 105, and sharp transistor’s turn-on subthreshold slopes (SS) of 526 mV/decade were achieved simultaneously. Secondary ion mass spectrometry analysis revealed that the excellent device integrity was strongly related to process temperature, because the HfO2 /SnO interface and related µFE were degraded by Sn and Hf inter-diffusion at an elevated temperature due to weak Sn–O bond enthalpy. Oxygen content during process is also crucial because the hole-conductive p-type SnO channel is oxidized into oxygen-rich n-type SnO2 to demote the device performance. The hole µFE, ION /IOFF, and SS values obtained in this study are the best-reported data to date for top-gate p-TFT device, thus facilitating the development of monolithic 3D ICs on the backend dielectric of IC chips.

原文English
文章編號92
頁(從 - 到)1-11
頁數11
期刊Nanomaterials
11
發行號1
DOIs
出版狀態Published - 一月 2021

指紋

深入研究「Exceedingly high performance top-gate p-type sno thin film transistor with a nanometer scale channel layer」主題。共同形成了獨特的指紋。

引用此