ESD protection design for IC with power-down-mode operation

Ming-Dou Ker*, Kun Hsien Lin


    研究成果: Conference article同行評審

    3 引文 斯高帕斯(Scopus)


    A new ESD protection design for IC with power-down operation is proposed. By adding a VDD ESD bus line and diodes into the new ESD protection scheme, the leakage current from I/O pin to VDD power line can be blocked to avoid malfunction under the power-down-mode operating condition. Under normal circuit operating condition, the proposed ESD protection schemes have no leakage path to interfere with the normal circuit functions. Power-rail ESD clamp circuits between the VDD/VSS power lines and VDD ESD bus line are used to achieve whole-chip ESD protection design. From the experimental results, the human-body-model (HBM) ESD level of the new proposed ESD protection schemes can be greater than 7.5kV in a 0.35-μm silicided CMOS process.

    頁(從 - 到)II717-II720
    期刊Proceedings - IEEE International Symposium on Circuits and Systems
    出版狀態Published - 2004
    事件2004 IEEE International Symposium on Cirquits and Systems - Proceedings - Vancouver, BC, Canada
    持續時間: 23 5月 200426 5月 2004


    深入研究「ESD protection design for IC with power-down-mode operation」主題。共同形成了獨特的指紋。