Efficient trace-sampling simulation techniques for cache performance analysis

Tien-Fu Chen*

*此作品的通信作者

研究成果: Conference article同行評審

3 引文 斯高帕斯(Scopus)

摘要

In this paper, we focus on the simulation techniques in order to reduce the space and time requirements for simulating large caches. First, we propose a space sampling technique to perform trace reduction for time and space. Our approach is to perform stratified sampling based on an index of locality. Our results show that the technique can provide accurate estimate of performance metric using only a small portion of trace references. Alternatively we also propose a time sampling approach, which performs sampling on loop iterations and requires that references between inter-loop intervals be fully simulated. We show that the time sampling technique may give representative performance results for the entire loop execution. Depending on different workloads, the approach has been shown to be very effective in reducing simulation time at the cost of small estimate errors.

原文English
頁(從 - 到)54-63
頁數10
期刊Proceedings of the IEEE Annual Simulation Symposium
DOIs
出版狀態Published - 1996
事件Proceedings of the 1996 29th Annual Simulation Symposium - New Orleans, LA, USA
持續時間: 8 4月 199611 4月 1996

指紋

深入研究「Efficient trace-sampling simulation techniques for cache performance analysis」主題。共同形成了獨特的指紋。

引用此