EFFICIENT TIMING MODEL FOR CHARACTERISTIC WAVEFORMS OF CMOS LOGIC GATES.

Chung-Yu Wu*, Ching Giu Chang, Jen Sheng Hwang

*此作品的通信作者

    研究成果: Paper同行評審

    1 引文 斯高帕斯(Scopus)

    摘要

    A new analytic timing model for characteristic waveforms of CMOS logic gates is proposed. In this model, the quasi-linear equivalent circuit of a gate is formed, and its effective dominate pole is found using the dominate-pole-dominate-zero (DPDZ) method. From the effective dominate pole, analytic equations for the rise time, the fall time, or the delay time of the gate can be derived. The new model has been applied to Si-gate CMOS inverters, multi-input NOR gates and multi-input NAND gates. Their characteristic-waveform timing equations have been derived and shown to be consistent with the computer timing simulation results. Therefore, this timing model can be used to perform timing analysis and timing synthesis efficiently and quickly.

    原文English
    頁面574-578
    頁數5
    出版狀態Published - 1 12月 1984

    指紋

    深入研究「EFFICIENT TIMING MODEL FOR CHARACTERISTIC WAVEFORMS OF CMOS LOGIC GATES.」主題。共同形成了獨特的指紋。

    引用此