Efficient Progressive Radiance Estimation Engine Architecture and Implementation for Progressive Photon Mapping

Ching Chieh Chiu*, Lan-Da Van, Yu Shu Lin

*此作品的通信作者

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

We propose a progressive radiance estimation engine (PREE) hardware architecture to accelerate the processing of the progressive photon mapping with satisfactory graphic quality. The presented PREE architecture consists of four progressive radiance estimation units (PREUs), approximate full task schedule-oriented hit-point update operation controller (AFTSO-HpUOC) and approximate data-independent schedule-oriented radiance evaluation controller (ADISO-REC). The PREUs accelerate the radiance estimation computation by a pipeline technique and share and configure the hardware resource for hit-point update operation and radiance evaluation. Through AFTSO-HpUOC and ADISO-REC, the data can be efficiently dispatched to achieve better parallelism and the data dependence can be alleviated within the four PREUs, respectively. The core area of the proposed PREE architecture implemented in TSMC 90-nm CMOS process is 1.78 mm 2 . According to the post-layout simulation results, the implementation achieves 496.79 million hit-point update operations per second (MHpUO/s) and consumes 184 mW at 125 MHz for Cornell box with three balls.

原文English
頁(從 - 到)2491-2502
頁數12
期刊IEEE Transactions on Circuits and Systems I: Regular Papers
65
發行號8
DOIs
出版狀態Published - 1 八月 2018

指紋

深入研究「Efficient Progressive Radiance Estimation Engine Architecture and Implementation for Progressive Photon Mapping」主題。共同形成了獨特的指紋。

引用此