Efficient output ESD protection for 0.5-μm high-speed CMOS sram IC with well-coupled technique

Ming-Dou Ker*, Chau Neng Wu

*此作品的通信作者

研究成果: Article同行評審

摘要

This work reports an effective ESD protection circuit design for CMOS IC's by using well-coupled field-oxide device (WCFOD). The bipolar action of the field-oxide device is triggered by well-coupling technique. The ESD-trigger voltage of WCFOD is lowered below the snapback-breakdown voltage of an output transistor, so it can perform efficient ESD protection for output transistors. A 0.5-μm high-speed 256K SRAM product had been fabricated with this proposed well-coupled technique to practically verify the excellent efficiency for output ESD protection. The ESD failure voltage of this SRAM product has been improved up to above 6KV without any extra ESD-Implant process, whereas the original output buffer just can sustain the HBM ESD stress of 1KV only.

原文English
頁(從 - 到)1731-1734
頁數4
期刊Microelectronics Reliability
36
發行號11-12 SPEC. ISS.
DOIs
出版狀態Published - 1996

指紋

深入研究「Efficient output ESD protection for 0.5-μm high-speed CMOS sram IC with well-coupled technique」主題。共同形成了獨特的指紋。

引用此