Efficient hierarchical chaotic image encryption algorithm and its VLSI realisation

J. C. Yen*, Jiun-In Guo

*此作品的通信作者

研究成果: Article同行評審

123 引文 斯高帕斯(Scopus)

摘要

An efficient hierarchical chaotic image encryption algorithm and its VLSI architecture are proposed. Based on a chaotic system and a permutation scheme, all the partitions of the original image are rearranged and the pixels in each partition are scrambled. Its properties of high security, parallel and pipeline processing, and no distortion will be analysed. To implement the algorithm, its VLSI architecture with pipeline processing, real-time processing capability, and low hardware cost is designed and the FPGA realisation of its key modules is given. Finally, the encrypted image is simulated and its fractal dimension is computed to demonstrate the effectiveness of the proposed scheme.

原文English
頁(從 - 到)167-175
頁數9
期刊IEE Proceedings: Vision, Image and Signal Processing
147
發行號2
DOIs
出版狀態Published - 4月 2000

指紋

深入研究「Efficient hierarchical chaotic image encryption algorithm and its VLSI realisation」主題。共同形成了獨特的指紋。

引用此