Early-late gate receiving for Bluetooth packet

C. S. Peng; M. H. Chang; Kuei-Ann Wen

doi:10.1109/VTSA.2001.934482

Early-late gate receiving for Bluetooth packet

C. S. Peng^*, M. H. Chang, Kuei-Ann Wen

^*此作品的通信作者

研究成果 › 同行評審

3 引文斯高帕斯（Scopus）

摘要

An efficient early-late gate scheme for Bluetooth packet receiving had been proposed. It eliminates the use of Analogto-Digital Converter (ADC) and expends only hundred gate counts to implement the timing recovery. Simulation with complete Bluetooth V1.0 baseband and radio specifications had been established to confirm the timing recovery algorithm. Field programmable gate arrays (FPGA) emulation and ASIC implementation had all been completed for performance analysis.

原文	English
頁面	57-60
頁數	4
DOIs	https://doi.org/10.1109/VTSA.2001.934482
出版狀態	Published - 18 4月 2001
事件	2001 International Symposium on VLSI Technology, Systems, and Applications, Proceedings - Hsinchu, 台灣持續時間: 18 4月 2001 → 20 4月 2001

Conference

Conference	2001 International Symposium on VLSI Technology, Systems, and Applications, Proceedings
國家/地區	台灣
城市	Hsinchu
期間	18/04/01 → 20/04/01

存取文件

10.1109/VTSA.2001.934482

其它文件與鏈接

Link to publication in Scopus

引用此

@conference{561d5a3b3b4b4ba193b6107822212536,

title = "Early-late gate receiving for Bluetooth packet",

abstract = "An efficient early-late gate scheme for Bluetooth packet receiving had been proposed. It eliminates the use of Analogto-Digital Converter (ADC) and expends only hundred gate counts to implement the timing recovery. Simulation with complete Bluetooth V1.0 baseband and radio specifications had been established to confirm the timing recovery algorithm. Field programmable gate arrays (FPGA) emulation and ASIC implementation had all been completed for performance analysis.",

author = "Peng, {C. S.} and Chang, {M. H.} and Kuei-Ann Wen",

year = "2001",

month = apr,

day = "18",

doi = "10.1109/VTSA.2001.934482",

language = "English",

pages = "57--60",

note = "2001 International Symposium on VLSI Technology, Systems, and Applications, Proceedings ; Conference date: 18-04-2001 Through 20-04-2001",

}

TY - CONF

T1 - Early-late gate receiving for Bluetooth packet

AU - Peng, C. S.

AU - Chang, M. H.

AU - Wen, Kuei-Ann

PY - 2001/4/18

Y1 - 2001/4/18

N2 - An efficient early-late gate scheme for Bluetooth packet receiving had been proposed. It eliminates the use of Analogto-Digital Converter (ADC) and expends only hundred gate counts to implement the timing recovery. Simulation with complete Bluetooth V1.0 baseband and radio specifications had been established to confirm the timing recovery algorithm. Field programmable gate arrays (FPGA) emulation and ASIC implementation had all been completed for performance analysis.

AB - An efficient early-late gate scheme for Bluetooth packet receiving had been proposed. It eliminates the use of Analogto-Digital Converter (ADC) and expends only hundred gate counts to implement the timing recovery. Simulation with complete Bluetooth V1.0 baseband and radio specifications had been established to confirm the timing recovery algorithm. Field programmable gate arrays (FPGA) emulation and ASIC implementation had all been completed for performance analysis.

UR - http://www.scopus.com/inward/record.url?scp=0034849192&partnerID=8YFLogxK

U2 - 10.1109/VTSA.2001.934482

DO - 10.1109/VTSA.2001.934482

M3 - Paper

AN - SCOPUS:0034849192

SP - 57

EP - 60

T2 - 2001 International Symposium on VLSI Technology, Systems, and Applications, Proceedings

Y2 - 18 April 2001 through 20 April 2001

ER -

Early-late gate receiving for Bluetooth packet

摘要

Conference

存取文件

其它文件與鏈接

指紋

引用此