Dynamic-floating-gate design for output ESD protection in a 0.35-μm CMOS cell library

Ming-Dou Ker*, Hun Hsien Chang, Chen Chia Wang, Horng Ru Yeng, Y. F. Tsao

*此作品的通信作者

研究成果: Conference article同行評審

5 引文 斯高帕斯(Scopus)

摘要

A dynamic-floating-gate design is proposed to improve ESD robustness of the driving-current-programmable CMOS output buffers in a 0.35-μm CMOS cell library. Through suitable design to dynamically float the gates of the output NMOS/PMOS which are originally unused in a 2-mA output buffer, the ND-mode (PS-mode) ESD level of the 2-mA output buffer can be improved from the original 1.5 KV (1.0 KV) up to greater than 8 KV.

原文English
頁(從 - 到)216-219
頁數4
期刊Proceedings - IEEE International Symposium on Circuits and Systems
2
DOIs
出版狀態Published - 1998
事件Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, ISCAS. Part 5 (of 6) - Monterey, CA, USA
持續時間: 31 5月 19983 6月 1998

指紋

深入研究「Dynamic-floating-gate design for output ESD protection in a 0.35-μm CMOS cell library」主題。共同形成了獨特的指紋。

引用此