Design optimization of discrete-time single-loop sigma-delta ADCs via nonideality and power analyses

Fu-Chuang Chen*, Meng Syue Li

*此作品的通信作者

研究成果: Article同行評審

摘要

A conventional ΣΔ ADC design approach is a time consuming process and needs much trials and errors. An optimization algorithm for the discrete-time single-loop ΣΔ ADCs design is proposed. Circuit nonideality models are derived in output noise power forms through a systematic circuit imperfection study. A power model is also presented in order to estimate relative power consumption. These models reveal that design parameter variation can potentially affect several noises and errors in different ways, and may change system power consumption. This design complexity is qualitatively summarized into a table. Model completeness allows us to propose an optimization algorithm to search globally for a design parameter combination which meets SNR requirement while minimizing power consumption. Our optimization algorithm is tested against two published design results, and is verified by behavior simulations. Comparisons with behavioral-simulation-based optimization approaches are also made.

原文English
頁(從 - 到)770-787
頁數18
期刊WSEAS Transactions on Circuits and Systems
7
發行號7
出版狀態Published - 7月 2008

指紋

深入研究「Design optimization of discrete-time single-loop sigma-delta ADCs via nonideality and power analyses」主題。共同形成了獨特的指紋。

引用此