Design of power-rail ESD clamp circuits with gate-leakage consideration in nanoscale CMOS technology

研究成果: Chapter › 同行評審

指紋

深入研究「Design of power-rail ESD clamp circuits with gate-leakage consideration in nanoscale CMOS technology」主題。共同形成了獨特的指紋。
排序方式

Keyphrases

Engineering