Design of power-rail ESD clamp circuits with gate-leakage consideration in nanoscale CMOS technology

Ming-Dou Ker, Chih Ting Yeh

研究成果: Chapter同行評審

摘要

Electrostatic discharge (ESD) phenomenon is a charge flow when two objects with different voltage potentials reach contact. Such ESD events can cause serious damage to the integrated circuit (IC) products, during assembly, testing, and manufacturing. To protect the IC products with the required ESD specifications, typically such as 2 kV in human body model (HBM) [1] and 200 V in machine model (MM) [2], the whole-chip ESD protection scheme formed with the power-rail ESD clamp circuit had been often used in the modern IC products [3]. As shown in Figure 5.1, the power-rail ESD clamp circuit is a vital element for ESD protection under different ESD stress modes. The ESD stress modes include V dd-to-V ss (or V ss-to-V dd) ESD stress between the rails, as well as the positive-to-V ss (PS) mode, negative-to-V ss (NS) mode, positive-to-V dd (PD) mode, and negative-to-V dd (ND) mode, from input/output (I/O) to V dd/V ss. Therefore, the power-rail ESD clamp circuit must provide low-impedance discharging path under ESD events but keep in off-state with standby leakage current as low as possible under normal circuit operation conditions.

原文English
主出版物標題Electrostatic Discharge Protection
主出版物子標題Advances and Applications
發行者CRC Press
頁面67-86
頁數20
ISBN(電子)9781482255898
ISBN(列印)9781482255881
DOIs
出版狀態Published - 1 1月 2017

指紋

深入研究「Design of power-rail ESD clamp circuits with gate-leakage consideration in nanoscale CMOS technology」主題。共同形成了獨特的指紋。

引用此