跳至主導覽 跳至搜尋 跳過主要內容

Design of complementary tilt-gate TFETs with SiGe/Si and III-V integrations feasible for ultra-low-power applications

  • E. R. Hsieh
  • , Y. S. Lin
  • , Y. B. Zhao
  • , C. H. Liu
  • , Chao-Hsin Chien
  • , Steve S. Chung

研究成果: Conference contribution同行評審

1 引文 斯高帕斯(Scopus)

指紋

深入研究「Design of complementary tilt-gate TFETs with SiGe/Si and III-V integrations feasible for ultra-low-power applications」主題。共同形成了獨特的指紋。
排序方式

Keyphrases

Engineering