Design of bidirectional and low power consumption gate driver in amorphous silicon technology for TFT-LCD application

Guang Ting Zheng*, Po-Tsun Liu, Meng Chyi Wu, Li Wei Chu, Meng Chuan Yang

*此作品的通信作者

研究成果: Article同行評審

55 引文 斯高帕斯(Scopus)

摘要

A new gate driver has been designed and fabricated by amorphous silicon (a-Si) technology. With utilizing four clock signals in the design of gate driver on array (GOA), the pull-up transistor has ability for both output charging and discharging, and layout size of the proposed gate driver can be narrowed for bezel panel application. Moreover, lower duty cycle of clock signals can decrease static power loss to further reduce the overall power consumption of the proposed gate driver. The scan direction of the proposed gate driver can be adjusted by switching two direct control signals to present the reversal display of image. The proposed gate driver has been successfully demonstrated in a 4.5-inch WVGA (480×RGB×800) TFT-LCD panel and passed reliability tests of the supporting foundry.

原文English
文章編號6410362
頁(從 - 到)91-99
頁數9
期刊IEEE/OSA Journal of Display Technology
9
發行號2
DOIs
出版狀態Published - 2月 2013

指紋

深入研究「Design of bidirectional and low power consumption gate driver in amorphous silicon technology for TFT-LCD application」主題。共同形成了獨特的指紋。

引用此