Design of an all-digital LVDS driver

Hungwen Lu*, Hsin Wen Wang, Chau-Chin Su, Chien-Nan Liu

*此作品的通信作者

研究成果: Article同行評審

13 引文 斯高帕斯(Scopus)

摘要

This paper presents an all-digital low-voltage-differential-signaling (LVDS) driver design for Serial Advanced Technology Attachment II. A simultaneous-switching-noise reduction technique and an autocalibration mechanism are implemented to suppress switching noise and to handle process and environmental variations. The circuit is implemented in a 0.18-μm 1P6M CMOS process with a core area of 0.072 mm2. At 3 Gbps, it consumes 9 mW of power under a 1.8-V power supply or 3 pJ/ bit.

原文English
頁(從 - 到)1635-1644
頁數10
期刊IEEE Transactions on Circuits and Systems I: Regular Papers
56
發行號8
DOIs
出版狀態Published - 2009

指紋

深入研究「Design of an all-digital LVDS driver」主題。共同形成了獨特的指紋。

引用此