CriAS: A performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture
Chia I. Chen*, Juinn-Dar Huang
*此作品的通信作者
研究成果: Conference contribution › 同行評審
5
引文
斯高帕斯(Scopus)