Common-centroid capacitor layout generation considering device matching and parasitic minimization

Po-Hung Lin, Yi Ting He, Vincent Wei Hao Hsiao, Rong Guey Chang, Shuenn Yuh Lee

研究成果: Article同行評審

34 引文 斯高帕斯(Scopus)

摘要

In analog layout design, the accuracy of capacitance ratios correlates closely with both the matching properties among the ratioed capacitors and the induced parasitics due to interconnecting wires. However, most of the previous works only emphasized the matching properties of a common-centroid placement, but ignored the induced parasitics after it is routed. This paper addresses the parasitic issue in addition to device matching during common-centroid capacitor layout generation. To effectively minimize the routing-induced parasitics, a novel common-centroid placement style, distributed connected unit capacitors, is presented. Based on the placement style, the ratioed capacitor layout generation flow and algorithms are proposed to simultaneously optimize the matching properties of a common-centroid placement and minimize the induced parasitics. Experimental results show that the proposed approach can greatly reduce area, wirelength, and routing-induced parasitics, and guarantee the best matching quality after routing.

原文English
文章編號6532364
頁(從 - 到)991-1002
頁數12
期刊IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
32
發行號7
DOIs
出版狀態Published - 15 7月 2013

指紋

深入研究「Common-centroid capacitor layout generation considering device matching and parasitic minimization」主題。共同形成了獨特的指紋。

引用此