circuit performance degradation of sample-and-hold amplifier due to gate-oxide overstress in a 130-nm cmos process

Jung Sheng Chen*, Ming-Dou Ker

*此作品的通信作者

    研究成果: Conference contribution同行評審

    4 引文 斯高帕斯(Scopus)

    摘要

    The effect of gate-oxide reliability on MOS switch in the bootstrapped circuit is investigated with the sample-and-hold amplifier in a 130-nm CMOS process. After overstress on the MOS switch of sample-and-hold amplifier, the circuit performances in the frequency domain are measured to verify the impact of gate-oxide reliability on circuit performance.

    原文English
    主出版物標題2006 IEEE International Reliability Physics Symposium Proceedings, 44th Annual
    頁面705-706
    頁數2
    DOIs
    出版狀態Published - 1 12月 2006
    事件44th Annual IEEE International Reliability Physics Symposium, IRPS 2006 - San Jose, CA, United States
    持續時間: 26 3月 200630 3月 2006

    出版系列

    名字IEEE International Reliability Physics Symposium Proceedings
    ISSN(列印)1541-7026

    Conference

    Conference44th Annual IEEE International Reliability Physics Symposium, IRPS 2006
    國家/地區United States
    城市San Jose, CA
    期間26/03/0630/03/06

    指紋

    深入研究「circuit performance degradation of sample-and-hold amplifier due to gate-oxide overstress in a 130-nm cmos process」主題。共同形成了獨特的指紋。

    引用此