跳至主導覽 跳至搜尋 跳過主要內容

Characteristics of gate-all-around twin poly-Si nanowire thin-film transistors

  • Jeng-Tzong Sheu*
  • , Po Chun Huang
  • , Tzu Shiun Sheu
  • , Chen Chia Chen
  • , Lu An Chen
  • *此作品的通信作者

研究成果: Article同行評審

29 引文 斯高帕斯(Scopus)

摘要

We have investigated the characteristics of gate-all-around (GAA) twin polycrystalline-silicon nanowire (NW) thin-film transistors (TFTs). The NW channel and surrounding gate imparted the GAA twin NW TFT with superior channel controllability. Moreover, the combination of the high surface-to-volume ratio of the NW and the split channel structure led to highly efficient NH3 plasma treatment, which reduced the effective grain-boundary trap-state density. The GAA twin NW TFT exhibited greatly improved electrical performance, including a lower threshold voltage, a steeper subthreshold swing (114 mV/dec), a higher on/off current ratio (> 108), and a virtual absence of drain-induced barrier lowering (13 mV/V).

原文American English
頁(從 - 到)139-141
頁數3
期刊IEEE Electron Device Letters
30
發行號2
DOIs
出版狀態Published - 2009

指紋

深入研究「Characteristics of gate-all-around twin poly-Si nanowire thin-film transistors」主題。共同形成了獨特的指紋。

引用此