Wei-Zen Chen (Inventor)
研究成果: Patent
}
TY - PAT
T1 - Bit Error Rate Tester And Pseudo Random Bit Sequences Generator Thereof
AU - Chen, Wei-Zen
PY - 2009/2/3
Y1 - 2009/2/3
M3 - Patent
M1 - 7486725
ER -