Bit-error-rate analysis for clock and data recovery based on blind oversampling technique

Shyh-Jye Jou*, Chih Hsien Lin, Yen I. Wang

*此作品的通信作者

    研究成果: Article同行評審

    摘要

    In this paper, we propose the bit-error-rate (BER) estimation and architecture designs for the digital data recovery using a blind oversampling method that meets BER and jitter tolerance specifications. The blind oversampling method is suitable for the burst mode receiver due to low locking time. The proposed architecture is very regular and hence very suitable for standard cell implementation flow. Thus it is very suitable as a soft silicon intellectual property (SIP). Therefore, several key performance and design parameters such as jitter of data and clock, sliding windows and oversampling ratio with respect to BER or jitter tolerance mask must be formulated that different specifications can be designed with different design parameters. The proposed statistical analysis methodology enables quick verification of the BER for various kinds of circuit architecture.

    原文English
    頁(從 - 到)219-228
    頁數10
    期刊International Journal of Electrical Engineering
    13
    發行號3
    出版狀態Published - 1 8月 2006

    指紋

    深入研究「Bit-error-rate analysis for clock and data recovery based on blind oversampling technique」主題。共同形成了獨特的指紋。

    引用此