Area-efficient layout design for output transistors with consideration of ESD reliability

Ming-Dou Ker*, Chung-Yu Wu, Chien Chang Huang, Hun Hsien Chang, Chau Neng Wu, Ta Lee Yu

*此作品的通信作者

研究成果: Paper › 同行評審

指紋

深入研究「Area-efficient layout design for output transistors with consideration of ESD reliability」主題。共同形成了獨特的指紋。

Engineering & Materials Science