@inproceedings{7645f6739adb4a41ae14ccaa44e9073b,
title = "An integrated placement and routing for ratioed capacitor array based on ILP formulation",
abstract = "Capacitor arrays are widely used in analog and mixed-signal circuit design. Most previous works solve the placement and routing problem either in a two-stage fashion or iteratively in loops, which may be more time-consuming or have less routing consideration in the placement step. To our best knowledge, this work is the first to formulate capacitor array placement and routing problem together and solve at once. Experimental results show that the proposed approach requires shorter time to reach comparable results to previous work. The formulation also provides possibilities for adding more placement and routing constraints in the future if they can fit into the Integer Linear Programming (ILP) form.",
author = "Chou, {Pang Yen} and Po-Hung Lin and Helmut Graeb",
note = "Publisher Copyright: {\textcopyright} 2016 IEEE.; 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016 ; Conference date: 25-04-2016 Through 27-04-2016",
year = "2016",
month = may,
day = "31",
doi = "10.1109/VLSI-DAT.2016.7482535",
language = "English",
series = "2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016",
address = "United States",
}