An efficient, wide-output, high-voltage charge pump with a stage selection circuit realized in a low-voltage CMOS process

Zhicong Luo, Li Chin Yu, Ming-Dou Ker*

*此作品的通信作者

研究成果: Article同行評審

28 引文 斯高帕斯(Scopus)

摘要

A wide-output, power-efficient, high-voltage charge pump with a variable number of stages is proposed and realized in a 0.18 μm 1.8 V/3.3 V CMOS process. The proposed stage selection circuit changes the node voltages in the charge pump circuit in a domino effect to ensure that the maximum voltages across the terminals of each transistor are kept within the normal supply voltage (VDD). The stage selection circuit is able to bypass or activate each stage of the charge pump. Experimental results indicate that the proposed charge pump provides a wide-output voltage range: 3.3-12.6 V from a 3.3 V input source. A peak efficiency of 70% was reached in the charge pump at a current loading of 3.5 mA. By selecting the optimal number of active stages, the overall power efficiencies can be greater than 60% under the output voltages of 4.8 V, 8.1 V, and 10.8 V, respectively. By optimizing the number of active stages, an increase of up to 35% power efficiency can be gained. The proposed stage selection circuit is applicable to other on-chip wide-output charge-pumps.

原文English
文章編號8755481
頁(從 - 到)3437-3444
頁數8
期刊IEEE Transactions on Circuits and Systems I: Regular Papers
66
發行號9
DOIs
出版狀態Published - 1 9月 2019

指紋

深入研究「An efficient, wide-output, high-voltage charge pump with a stage selection circuit realized in a low-voltage CMOS process」主題。共同形成了獨特的指紋。

引用此