An Efficient Power Model for IP-Level Complex Designs

Chih Yang Hsu*, Chien-Nan Liu, Jing Yang Jou


研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)


In this paper, we propose an efficient IP-Level power model with a small lookup table for complex CMOS circuits. The table has only one dimension that maps the zero-delay charging and discharging capacitance (CDC) into the real power consumption of pattern pairs but still has high accuracy. In order to reduce the table size, we collect those pattern pairs with similar CDC values to be a group and only set an entry in the lookup table for each group. The proposed dynamic grouping process can automatically increase the entries of the lookup tables to cover the current CDC distribution of designs during the power characterization process. In order to improve the efficiency of characterization process, the Monte Carlo approach is used during the estimation for the average power of each group to skip the samples that will not increase the accuracy too much. After the power model of a circuit is built, the average power consumption for any test sequence can be estimated easily. The experimental result shows that the table sizes are only up to 107 entries for ISCAS'85 benchmark circuits and the estimation error is only 2.99% on average using this lookup table.

頁(從 - 到)2073-2080
期刊IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
出版狀態Published - 8月 2003


深入研究「An Efficient Power Model for IP-Level Complex Designs」主題。共同形成了獨特的指紋。