An Efficient Hierarchical Banking Structure for Algorithmic Multiported Memory on FPGA

Bo-Cheng Lai*, Kun Hua Huang

*此作品的通信作者

研究成果: Article同行評審

7 引文 斯高帕斯(Scopus)

摘要

Algorithmic multiported memory supports concurrent accesses by cooperating block RAMs (BRAMs) with algorithmic operations, and demonstrates the better performance per resource usage on FPGA when compared with register-based designs. However, the current approaches still use significant amount of FPGA resources and pose great design challenges when increasing the access ports. This paper proposes HB-NTX with a resource efficient hierarchical banking structure for nontable-based multi-ported memory design on FPGA. The regular design style enables a systematic flow to scale both read and write ports. When compared with the previous approaches, HB-NTX can reduce 62.03% BRAMs when composing a 2R4W memory with 32K depth. This paper further extends the HB-NTX to alleviate the complexity of the table-based memory designs. When compared with the previous table-based TBLVT approach, the proposed design for a 2R4W memory with 8K depth attains the cost reduction of 39.9%, 14.3%, and 15.6%, for registers, lookup tables, and BRAMs, respectively.

原文English
文章編號7962249
頁(從 - 到)2776-2788
頁數13
期刊IEEE Transactions on Very Large Scale Integration (VLSI) Systems
25
發行號10
DOIs
出版狀態Published - 1 10月 2017

指紋

深入研究「An Efficient Hierarchical Banking Structure for Algorithmic Multiported Memory on FPGA」主題。共同形成了獨特的指紋。

引用此