All digital phase-locked loop with modified binary search of frequency acquisition

Shyh-Jye Jou; Ya Lan Tsao; I. Ying Yang

doi:10.1109/ICECS.1998.814861

All digital phase-locked loop with modified binary search of frequency acquisition

Shyh-Jye Jou^*, Ya Lan Tsao, I. Ying Yang

^*此作品的通信作者

電子研究所

研究成果 › 同行評審

3 引文斯高帕斯（Scopus）

摘要

In this paper, the design of an all digital phase-locked loop is proposed. The phase-lock process is separated into frequency acquisition and phase acquisition that significantly reduces the phase-lock time. By using a modified binary search algorithm, it can accomplish phase lock process within 43 input clock cycles. To generate a high frequency digital clock, a digitally controlled oscillator with 14-bits is used. The DCO frequency range is from 250 MHz to over 500 MHz. The whole chip contains about 5000 transistors and the core chip size is 1.2*1.2 mm².

原文	English
頁面	195-198
頁數	4
DOIs	https://doi.org/10.1109/ICECS.1998.814861
出版狀態	Published - 1 12月 1998
事件	Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology - Lisboa, Portugal 持續時間: 7 9月 1998 → 10 9月 1998

Conference

Conference	Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology
城市	Lisboa, Portugal
期間	7/09/98 → 10/09/98

存取文件

10.1109/ICECS.1998.814861

其它文件與鏈接

Link to publication in Scopus

引用此

@conference{6da56a94fb8d4b85888d2c0bef6739b9,

title = "All digital phase-locked loop with modified binary search of frequency acquisition",

abstract = "In this paper, the design of an all digital phase-locked loop is proposed. The phase-lock process is separated into frequency acquisition and phase acquisition that significantly reduces the phase-lock time. By using a modified binary search algorithm, it can accomplish phase lock process within 43 input clock cycles. To generate a high frequency digital clock, a digitally controlled oscillator with 14-bits is used. The DCO frequency range is from 250 MHz to over 500 MHz. The whole chip contains about 5000 transistors and the core chip size is 1.2*1.2 mm2.",

author = "Shyh-Jye Jou and Tsao, {Ya Lan} and Yang, {I. Ying}",

year = "1998",

month = dec,

day = "1",

doi = "10.1109/ICECS.1998.814861",

language = "English",

pages = "195--198",

note = "Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology ; Conference date: 07-09-1998 Through 10-09-1998",

}

Jou, S-J, Tsao, YL & Yang, IY 1998, 'All digital phase-locked loop with modified binary search of frequency acquisition', 論文發表於 Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology, Lisboa, Portugal, 7/09/98 - 10/09/98 頁 195-198. https://doi.org/10.1109/ICECS.1998.814861

TY - CONF

T1 - All digital phase-locked loop with modified binary search of frequency acquisition

AU - Jou, Shyh-Jye

AU - Tsao, Ya Lan

AU - Yang, I. Ying

PY - 1998/12/1

Y1 - 1998/12/1

N2 - In this paper, the design of an all digital phase-locked loop is proposed. The phase-lock process is separated into frequency acquisition and phase acquisition that significantly reduces the phase-lock time. By using a modified binary search algorithm, it can accomplish phase lock process within 43 input clock cycles. To generate a high frequency digital clock, a digitally controlled oscillator with 14-bits is used. The DCO frequency range is from 250 MHz to over 500 MHz. The whole chip contains about 5000 transistors and the core chip size is 1.2*1.2 mm2.

AB - In this paper, the design of an all digital phase-locked loop is proposed. The phase-lock process is separated into frequency acquisition and phase acquisition that significantly reduces the phase-lock time. By using a modified binary search algorithm, it can accomplish phase lock process within 43 input clock cycles. To generate a high frequency digital clock, a digitally controlled oscillator with 14-bits is used. The DCO frequency range is from 250 MHz to over 500 MHz. The whole chip contains about 5000 transistors and the core chip size is 1.2*1.2 mm2.

UR - http://www.scopus.com/inward/record.url?scp=0032260476&partnerID=8YFLogxK

U2 - 10.1109/ICECS.1998.814861

DO - 10.1109/ICECS.1998.814861

M3 - Paper

AN - SCOPUS:0032260476

SP - 195

EP - 198

T2 - Proceedings of the 1998 5th IEEE International Conference on Electronics, Circuits and Systems (ICECS'98) - Surfing the Waves of Science and Technology

Y2 - 7 September 1998 through 10 September 1998

ER -

All digital phase-locked loop with modified binary search of frequency acquisition

摘要

Conference

存取文件

其它文件與鏈接

指紋

引用此