A universal VLSI architecture for Reed-Solomon error-and-erasure decoders

Hsie-Chia Chang*, Chein Ching Lin, Fu Ke Chang, Chen-Yi Lee


    研究成果: Article同行評審

    8 引文 斯高帕斯(Scopus)


    This paper presents a universal architecture for Reed-Solomon (RS) error-and-erasure decoder. In comparison with other reconfigurable RS decoders, our universal approach based on Montgomery multiplication algorithm can support not only arbitrary block length but various finite-field degree within different irreducible polynomials. Moreover, the decoder design also features the constant multipliers in the universal syndrome calculator and Chien search block, as well as an on-the-fly inversion table for calculating error or errata values. After implemented with 0.18-μm 1P6M technology, the proposed universal RS decoder correcting up to 16 errors can be measured to reach a maximum 1.28 Gb/s data rate at 160 MHz. The total gates count is around 46.4 K with 1.21 mm 2 silicon area, and the average core power consumption is 68.1 mW.

    頁(從 - 到)1960-1967
    期刊IEEE Transactions on Circuits and Systems I: Regular Papers
    出版狀態Published - 24 9月 2009


    深入研究「A universal VLSI architecture for Reed-Solomon error-and-erasure decoders」主題。共同形成了獨特的指紋。