A Two-Directional BigData Sorting Architecture on FPGA

Bo Cheng C. Lai, Chun Yen Chen, Yi Da Hsin, Bo Yen Lin

研究成果: Article同行評審

5 引文 斯高帕斯(Scopus)

摘要

Sorting is pivotal data analytics and becomes challenging with intensive computation on drastically growing data volume. Sorting on FPGA has shown superior throughput, but the limited in-system memory causes vast data transferring to/from external storage when handling a large dataset. We propose a two-directional sorting (2DSort) architecture which sorts data sequences on both horizontal and vertical directions. 2DSort significantly reduces the costly data transmission by tracking the data on FPGA and writes back the data to external storage when the final sorting position is determined. 2DSort shows average 38.5% runtime enhancement in comparison to state-of-the-art bigdata sorting engine on FPGA.

原文English
期刊IEEE Computer Architecture Letters
DOIs
出版狀態Accepted/In press - 1 1月 2020

指紋

深入研究「A Two-Directional BigData Sorting Architecture on FPGA」主題。共同形成了獨特的指紋。

引用此