A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse

Taylor Barton; Shea Smith; Yu Hao; Ryan Watson; Kyle Rogers; Parker Allred; Bibhu Datta Sahoo; Nancy Fulda; Jordan T. Yorgason; Karl F. Warnick; Mau Chung Frank Chang; Yen Cheng Kuan; Shiuh Hua Wood Chiang

doi:10.1109/LSSC.2024.3384762

A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse

Taylor Barton, Shea Smith, Yu Hao, Ryan Watson, Kyle Rogers, Parker Allred, Bibhu Datta Sahoo, Nancy Fulda, Jordan T. Yorgason, Karl F. Warnick, Mau Chung Frank Chang, Yen Cheng Kuan^*, Shiuh Hua Wood Chiang^*

^*此作品的通信作者

國際半導體產業學院

研究成果: Article › 同行評審

3 引文斯高帕斯（Scopus）

摘要

The design and measurement of a time-domain analog spiking neuron is described. The proposed neuron leverages time-domain processing using voltage-controlled oscillators (VCOs) and a time-domain comparator to integrate the input spike and trigger the output spike. A novel leaky circuit uses a phase-locked loop (PLL) to drive the phase difference between the two VCOs toward zero. A weighted capacitive digital-to-analog converter (CDAC) synapse merges the input spikes and phase-frequency detector (PFD) outputs to generate the VCO control voltage. The neuron is implemented in a 28-nm CMOS technology and operates under a subthreshold supply voltage of 0.35 V. Occupying 154~mu {mathrm{ m}}{2} , measurement shows a maximum spike rate of 5.5 MHz and energy consumption of 159 fJ/spike.

原文	English
頁（從 - 到）	143-146
頁數	4
期刊	IEEE Solid-State Circuits Letters
卷	7
DOIs	https://doi.org/10.1109/LSSC.2024.3384762
出版狀態	Published - 2024

UN SDG

此研究成果有助於以下永續發展目標

存取文件

10.1109/LSSC.2024.3384762

其它文件與鏈接

Link to publication in Scopus

引用此

Barton, T., Smith, S., Hao, Y., Watson, R., Rogers, K., Allred, P., Sahoo, B. D., Fulda, N., Yorgason, J. T., Warnick, K. F., Chang, M. C. F., Kuan, Y. C., & Chiang, S. H. W. (2024). A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse. IEEE Solid-State Circuits Letters, 7, 143-146. https://doi.org/10.1109/LSSC.2024.3384762

@article{e4335916f5d441ebb6287567abdc646d,

title = "A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse",

abstract = "The design and measurement of a time-domain analog spiking neuron is described. The proposed neuron leverages time-domain processing using voltage-controlled oscillators (VCOs) and a time-domain comparator to integrate the input spike and trigger the output spike. A novel leaky circuit uses a phase-locked loop (PLL) to drive the phase difference between the two VCOs toward zero. A weighted capacitive digital-to-analog converter (CDAC) synapse merges the input spikes and phase-frequency detector (PFD) outputs to generate the VCO control voltage. The neuron is implemented in a 28-nm CMOS technology and operates under a subthreshold supply voltage of 0.35 V. Occupying 154~mu {mathrm{ m}}{2} , measurement shows a maximum spike rate of 5.5 MHz and energy consumption of 159 fJ/spike.",

keywords = "Analog neuron, capacitive digital-to-analog converter (CDAC), phase-locked loop (PLL), spiking neuron, time-domain circuit, voltage-controlled oscillator (VCO)",

author = "Taylor Barton and Shea Smith and Yu Hao and Ryan Watson and Kyle Rogers and Parker Allred and Sahoo, {Bibhu Datta} and Nancy Fulda and Yorgason, {Jordan T.} and Warnick, {Karl F.} and Chang, {Mau Chung Frank} and Kuan, {Yen Cheng} and Chiang, {Shiuh Hua Wood}",

note = "Publisher Copyright: {\textcopyright} 2018 IEEE.",

year = "2024",

doi = "10.1109/LSSC.2024.3384762",

language = "English",

volume = "7",

pages = "143--146",

journal = "IEEE Solid-State Circuits Letters",

issn = "2573-9603",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse

AU - Barton, Taylor

AU - Smith, Shea

AU - Hao, Yu

AU - Watson, Ryan

AU - Rogers, Kyle

AU - Allred, Parker

AU - Sahoo, Bibhu Datta

AU - Fulda, Nancy

AU - Yorgason, Jordan T.

AU - Warnick, Karl F.

AU - Chang, Mau Chung Frank

AU - Kuan, Yen Cheng

AU - Chiang, Shiuh Hua Wood

PY - 2024

Y1 - 2024

N2 - The design and measurement of a time-domain analog spiking neuron is described. The proposed neuron leverages time-domain processing using voltage-controlled oscillators (VCOs) and a time-domain comparator to integrate the input spike and trigger the output spike. A novel leaky circuit uses a phase-locked loop (PLL) to drive the phase difference between the two VCOs toward zero. A weighted capacitive digital-to-analog converter (CDAC) synapse merges the input spikes and phase-frequency detector (PFD) outputs to generate the VCO control voltage. The neuron is implemented in a 28-nm CMOS technology and operates under a subthreshold supply voltage of 0.35 V. Occupying 154~mu {mathrm{ m}}{2} , measurement shows a maximum spike rate of 5.5 MHz and energy consumption of 159 fJ/spike.

AB - The design and measurement of a time-domain analog spiking neuron is described. The proposed neuron leverages time-domain processing using voltage-controlled oscillators (VCOs) and a time-domain comparator to integrate the input spike and trigger the output spike. A novel leaky circuit uses a phase-locked loop (PLL) to drive the phase difference between the two VCOs toward zero. A weighted capacitive digital-to-analog converter (CDAC) synapse merges the input spikes and phase-frequency detector (PFD) outputs to generate the VCO control voltage. The neuron is implemented in a 28-nm CMOS technology and operates under a subthreshold supply voltage of 0.35 V. Occupying 154~mu {mathrm{ m}}{2} , measurement shows a maximum spike rate of 5.5 MHz and energy consumption of 159 fJ/spike.

KW - Analog neuron

KW - capacitive digital-to-analog converter (CDAC)

KW - phase-locked loop (PLL)

KW - spiking neuron

KW - time-domain circuit

KW - voltage-controlled oscillator (VCO)

UR - http://www.scopus.com/inward/record.url?scp=85190167399&partnerID=8YFLogxK

U2 - 10.1109/LSSC.2024.3384762

DO - 10.1109/LSSC.2024.3384762

M3 - Article

AN - SCOPUS:85190167399

SN - 2573-9603

VL - 7

SP - 143

EP - 146

JO - IEEE Solid-State Circuits Letters

JF - IEEE Solid-State Circuits Letters

ER -

A Subthreshold Time-Domain Analog Spiking Neuron With PLL-Based Leak Circuit and Capacitive DAC Synapse

摘要

UN SDG

存取文件

其它文件與鏈接

指紋

引用此