A simulation toolkit for x86-compatible processors - Xsim

Hung Chang Hsiao; Chung Ta King; Wei Kuo Chen; Hsian Hsiung Lin; Chien-Chao Tseng

doi:10.1142/S0129053399000211

A simulation toolkit for x86-compatible processors - Xsim

Hung Chang Hsiao^*, Chung Ta King, Wei Kuo Chen, Hsian Hsiung Lin, Chien-Chao Tseng

^*此作品的通信作者

資訊工程學系

研究成果: Article › 同行評審

2 引文斯高帕斯（Scopus）

摘要

Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.

原文	English
頁（從 - 到）	427-446
頁數	20
期刊	International Journal of High Speed Computing
卷	10
發行號	4
DOIs	https://doi.org/10.1142/S0129053399000211
出版狀態	Published - 12月 1999

存取文件

10.1142/S0129053399000211

其它文件與鏈接

Link to publication in Scopus

引用此

@article{cf38a5849fb0486aa267faec48139628,

title = "A simulation toolkit for x86-compatible processors - Xsim",

abstract = "Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.",

author = "Hsiao, {Hung Chang} and King, {Chung Ta} and Chen, {Wei Kuo} and Lin, {Hsian Hsiung} and Chien-Chao Tseng",

year = "1999",

month = dec,

doi = "10.1142/S0129053399000211",

language = "English",

volume = "10",

pages = "427--446",

journal = "International Journal of High Speed Computing",

issn = "0129-0533",

publisher = "World Scientific Publishing Co. Pte Ltd",

number = "4",

}

TY - JOUR

T1 - A simulation toolkit for x86-compatible processors - Xsim

AU - Hsiao, Hung Chang

AU - King, Chung Ta

AU - Chen, Wei Kuo

AU - Lin, Hsian Hsiung

AU - Tseng, Chien-Chao

PY - 1999/12

Y1 - 1999/12

N2 - Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.

AB - Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.

UR - http://www.scopus.com/inward/record.url?scp=0006971158&partnerID=8YFLogxK

U2 - 10.1142/S0129053399000211

DO - 10.1142/S0129053399000211

M3 - Article

AN - SCOPUS:0006971158

SN - 0129-0533

VL - 10

SP - 427

EP - 446

JO - International Journal of High Speed Computing

JF - International Journal of High Speed Computing

IS - 4

ER -

A simulation toolkit for x86-compatible processors - Xsim

摘要

存取文件

其它文件與鏈接

指紋

引用此