A shift register architecture for high-speed data sorting

Chen-Yi Lee*, Jer Min Tsai

*此作品的通信作者

研究成果: Article同行評審

11 引文 斯高帕斯(Scopus)

摘要

This paper presents a shift-register architecture or SRA, for data sorting applications. The operations performed by the proposed architecture are (1)shift right, (2)shift left, (3)load, and (4)initialize. Sorting operations, such as insert and delete, can be realized by the combination of these 4 basic operations. The architecture is very regular and mainly composed of two basic cells, sort-cell and compare-cell. The latter is designed to generate control signals orchestrating the operation of sort cells which contain the sorted input sequences. Experimental results show that a single chip solution can achieve real-time performance based on 1.2 Μm CMOS double-metal technology.

原文English
頁(從 - 到)273-280
頁數8
期刊Journal of VLSI Signal Processing
11
發行號3
DOIs
出版狀態Published - 六月 1995

指紋

深入研究「A shift register architecture for high-speed data sorting」主題。共同形成了獨特的指紋。

引用此