A novel structure for digital image stabilizer

Guan Rong Chen*, Yeou Min Yeh, Sheng-Jyh Wang, Huang Cheng Chiang

*此作品的通信作者

    研究成果同行評審

    12 引文 斯高帕斯(Scopus)

    摘要

    In this paper, a new architecture for digital image stabilizer (DIS) is presented. The system utilizes a matching algorithm on the Gray-coded bit-plane of the video sequence, which greatly reduces the complexity and enables the real-time processing capability in its motion estimating mechanism. According to the algorithm, a flexible system architecture containing software and hardware blocks is proposed. The proposed design is computationally efficient and is thus well suited as a low-cost solution for DIS in camcoders. In practice, the system has been validated on a mixed FPGA/DSP-based prototype.

    原文English
    頁面101-104
    頁數4
    DOIs
    出版狀態Published - 2000
    事件2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems - Tianjin, 中國
    持續時間: 4 12月 20006 12月 2000

    Conference

    Conference2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems
    國家/地區中國
    城市Tianjin
    期間4/12/006/12/00

    指紋

    深入研究「A novel structure for digital image stabilizer」主題。共同形成了獨特的指紋。

    引用此