摘要
In this paper, a new architecture for digital image stabilizer (DIS) is presented. The system utilizes a matching algorithm on the Gray-coded bit-plane of the video sequence, which greatly reduces the complexity and enables the real-time processing capability in its motion estimating mechanism. According to the algorithm, a flexible system architecture containing software and hardware blocks is proposed. The proposed design is computationally efficient and is thus well suited as a low-cost solution for DIS in camcoders. In practice, the system has been validated on a mixed FPGA/DSP-based prototype.
原文 | English |
---|---|
頁面 | 101-104 |
頁數 | 4 |
DOIs | |
出版狀態 | Published - 2000 |
事件 | 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems - Tianjin, 中國 持續時間: 4 12月 2000 → 6 12月 2000 |
Conference
Conference | 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems |
---|---|
國家/地區 | 中國 |
城市 | Tianjin |
期間 | 4/12/00 → 6/12/00 |