A novel design flow for dummy fill using Boolean mask operations

Tseng Chin Luo*, Chia-Tso Chao, Philip A. Fisher, Chun Ren Kuo

*此作品的通信作者

研究成果: Article同行評審

2 引文 斯高帕斯(Scopus)

摘要

Dummy fill has been demonstrated to be an effective technique to reduce process variation and improve manufacturability for advanced integrated circuit (IC) designs. However, the computation load, often several days for a realistic IC design, is a significant portion of the cycle time for delivering first silicon on new or modified designs. In this paper, we propose a novel design flow and dummy-fill algorithm based on Boolean operations, which greatly improves computational efficiency and pattern density uniformity, and enables dummy generation to be combined with the mask-preparation Boolean operations performed by the mask-fabrication facility. Mask data preparation can be performed in parallel with dummy generation and post-dummy simulation checks at the design house, resulting in improved first-silicon cycle time. Experimental results demonstrate these benefits in the context of an advanced foundry process technology.

原文English
文章編號6166347
頁(從 - 到)468-479
頁數12
期刊IEEE Transactions on Semiconductor Manufacturing
25
發行號3
DOIs
出版狀態Published - 13 八月 2012

指紋

深入研究「A novel design flow for dummy fill using Boolean mask operations」主題。共同形成了獨特的指紋。

引用此