A new method for layout-dependent parasitic capacitance analysis and effective mobility extraction in nanoscale multifinger MOSFETs

Kuo Liang Yeh*, Jyh-Chyurn Guo

*此作品的通信作者

    研究成果: Article同行評審

    19 引文 斯高帕斯(Scopus)

    摘要

    The impact of layout-dependent parasitic capacitances on extraction of inversion carrier density Qinv and effective mobility μeff has been investigated on multifinger MOSFETs. An improved open deembedding method can eliminate the extrinsic parasitic capacitance, and 3-D interconnect simulation is necessary for extraction of intrinsic parasitic capacitances such as gate finger sidewall and finger-end fringing capacitances, i.e., Cof and Cf(poly-end), respectively. Both categories of parasitic capacitance lead to overestimated Qinv and underestimated μeff. The increase in effective channel width Weff due to ΔW from shallow trench isolation (STI) top-corner rounding may compensate μeff degradation due to STI stress. The tradeoff between μeff and Weff determines the impact of width scaling on IDS and Gm. A new method based on the measured S-parameters, open-M1 deembedding, and Raphael simulation can precisely determine the mentioned parameters associated with the intrinsic channel and realize accurate extraction of μeff in multifinger MOSFETs with various layouts and narrow widths down to 0.125 μm.

    原文English
    文章編號5960782
    頁(從 - 到)2838-2846
    頁數9
    期刊IEEE Transactions on Electron Devices
    58
    發行號9
    DOIs
    出版狀態Published - 1 9月 2011

    指紋

    深入研究「A new method for layout-dependent parasitic capacitance analysis and effective mobility extraction in nanoscale multifinger MOSFETs」主題。共同形成了獨特的指紋。

    引用此