A New Array Architecture for Prime-Length Discrete Cosine Transform

Jiun-In  Guo; Chi Min Liu; Chein Wei Jen

doi:10.1109/TSP.1993.193173

A New Array Architecture for Prime-Length Discrete Cosine Transform

Jiun-In Guo, Chi Min Liu, Chein Wei Jen

電子研究所

研究成果: Article › 同行評審

52 引文斯高帕斯（Scopus）

摘要

A new approach to derive a systolic algorithm for prime-length discrete cosine transform (DCT) is proposed. It makes use of the input/output (I/O) data permutations and the symmetry property of cosine kernels such that the proposed array possesses outstanding performance in hardware cost of the processing elements (PE's), average computation time, and the I/O cost.

原文	English
頁數	1
期刊	IEEE Transactions on Signal Processing
卷	41
發行號	1
DOIs	https://doi.org/10.1109/TSP.1993.193173
出版狀態	Published - 1 1月 1993

存取文件

10.1109/TSP.1993.193173

其它文件與鏈接

Link to publication in Scopus

引用此

@article{1e9a8559cad341e5adbe6722e2e1fa0d,

title = "A New Array Architecture for Prime-Length Discrete Cosine Transform",

abstract = "A new approach to derive a systolic algorithm for prime-length discrete cosine transform (DCT) is proposed. It makes use of the input/output (I/O) data permutations and the symmetry property of cosine kernels such that the proposed array possesses outstanding performance in hardware cost of the processing elements (PE's), average computation time, and the I/O cost.",

author = "Jiun-In Guo and Liu, {Chi Min} and Jen, {Chein Wei}",

year = "1993",

month = jan,

day = "1",

doi = "10.1109/TSP.1993.193173",

language = "English",

volume = "41",

journal = "IEEE Transactions on Signal Processing",

issn = "1053-587X",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - A New Array Architecture for Prime-Length Discrete Cosine Transform

AU - Guo, Jiun-In

AU - Liu, Chi Min

AU - Jen, Chein Wei

PY - 1993/1/1

Y1 - 1993/1/1

N2 - A new approach to derive a systolic algorithm for prime-length discrete cosine transform (DCT) is proposed. It makes use of the input/output (I/O) data permutations and the symmetry property of cosine kernels such that the proposed array possesses outstanding performance in hardware cost of the processing elements (PE's), average computation time, and the I/O cost.

AB - A new approach to derive a systolic algorithm for prime-length discrete cosine transform (DCT) is proposed. It makes use of the input/output (I/O) data permutations and the symmetry property of cosine kernels such that the proposed array possesses outstanding performance in hardware cost of the processing elements (PE's), average computation time, and the I/O cost.

UR - http://www.scopus.com/inward/record.url?scp=0027235173&partnerID=8YFLogxK

U2 - 10.1109/TSP.1993.193173

DO - 10.1109/TSP.1993.193173

M3 - Article

AN - SCOPUS:0027235173

SN - 1053-587X

VL - 41

JO - IEEE Transactions on Signal Processing

JF - IEEE Transactions on Signal Processing

IS - 1

ER -

A New Array Architecture for Prime-Length Discrete Cosine Transform

摘要

存取文件

其它文件與鏈接

指紋

引用此