A multiplierless reconfigurable resizer for multi-window image display

Ching Mei Huang; Tian-Sheuan Chang; Chein Wei Jen

doi:10.1109/30.628724

A multiplierless reconfigurable resizer for multi-window image display

Ching Mei Huang^*, Tian-Sheuan Chang, Chein Wei Jen

^*此作品的通信作者

電子研究所

研究成果: Article › 同行評審

摘要

This paper presents a real-time resizing IC that can dynamically reconfigure the multiplierless polyphase CIC (cascaded-integer-comb) filter modules to meet even non-integer resizing ratio. The hardware cost is greatly reduced by using overlap-save based block input and concurrent register reset scheme. The simulated results show that this chip can process, four 320×200 30 frames/sec at 55 MHz clock.

原文	English
頁（從 - 到）	826-832
頁數	7
期刊	IEEE Transactions on Consumer Electronics
卷	43
發行號	3
DOIs	https://doi.org/10.1109/30.628724
出版狀態	Published - 1 12月 1997

存取文件

10.1109/30.628724

其它文件與鏈接

Link to publication in Scopus

引用此

@article{4909df9fd63b4616ada7d1f2c9bfc7f9,

title = "A multiplierless reconfigurable resizer for multi-window image display",

abstract = "This paper presents a real-time resizing IC that can dynamically reconfigure the multiplierless polyphase CIC (cascaded-integer-comb) filter modules to meet even non-integer resizing ratio. The hardware cost is greatly reduced by using overlap-save based block input and concurrent register reset scheme. The simulated results show that this chip can process, four 320×200 30 frames/sec at 55 MHz clock.",

author = "Huang, {Ching Mei} and Tian-Sheuan Chang and Jen, {Chein Wei}",

year = "1997",

month = dec,

day = "1",

doi = "10.1109/30.628724",

language = "English",

volume = "43",

pages = "826--832",

journal = "IEEE Transactions on Consumer Electronics",

issn = "0098-3063",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "3",

}

TY - JOUR

T1 - A multiplierless reconfigurable resizer for multi-window image display

AU - Huang, Ching Mei

AU - Chang, Tian-Sheuan

AU - Jen, Chein Wei

PY - 1997/12/1

Y1 - 1997/12/1

N2 - This paper presents a real-time resizing IC that can dynamically reconfigure the multiplierless polyphase CIC (cascaded-integer-comb) filter modules to meet even non-integer resizing ratio. The hardware cost is greatly reduced by using overlap-save based block input and concurrent register reset scheme. The simulated results show that this chip can process, four 320×200 30 frames/sec at 55 MHz clock.

AB - This paper presents a real-time resizing IC that can dynamically reconfigure the multiplierless polyphase CIC (cascaded-integer-comb) filter modules to meet even non-integer resizing ratio. The hardware cost is greatly reduced by using overlap-save based block input and concurrent register reset scheme. The simulated results show that this chip can process, four 320×200 30 frames/sec at 55 MHz clock.

UR - http://www.scopus.com/inward/record.url?scp=0031210529&partnerID=8YFLogxK

U2 - 10.1109/30.628724

DO - 10.1109/30.628724

M3 - Article

AN - SCOPUS:0031210529

SN - 0098-3063

VL - 43

SP - 826

EP - 832

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

IS - 3

ER -

A multiplierless reconfigurable resizer for multi-window image display

摘要

存取文件

其它文件與鏈接

指紋

引用此