A low power independent component analysis processor in 90nm CMOS technology for portable EEG signal processing systems

Chiu Kuo Chen, Yi Yuan Wang, Zong Han Hsieh, Ericson Chua, Wai-Chi  Fang*, Tzyy Ping Jung

*此作品的通信作者

    研究成果: Conference contribution同行評審

    5 引文 斯高帕斯(Scopus)

    摘要

    This paper presents a low-power VLSI implementation of a 4-channel independent component analysis (ICA) processor for portable EEG signal processing applications. The low-power scheme employed for this ICA chip is based on power gating and clock gating by utilizing Cadence common power flow (CPF) low-power methodology and also according to the characteristics of ICA training behavior using different training window sizes. The proposed low power ICA processor can separate EEG and mixed EEG-like super-Gaussian signals in real time. The chip can be operated at up to 60MHz working frequency and a maximum sampling rate of 9.394 KHz for EEG signals. The power consumption of this chip is 0.690 mW during training under the condition of 0.9V supply voltage and 10 MHz operating frequency using UMC 90nm High-Vt CMOS technology. The total chip area is 1230 1230 m2.

    原文English
    主出版物標題2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
    頁面801-804
    頁數4
    DOIs
    出版狀態Published - 2 8月 2011
    事件2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, 巴西
    持續時間: 15 5月 201118 5月 2011

    出版系列

    名字Proceedings - IEEE International Symposium on Circuits and Systems
    ISSN(列印)0271-4310

    Conference

    Conference2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
    國家/地區巴西
    城市Rio de Janeiro
    期間15/05/1118/05/11

    指紋

    深入研究「A low power independent component analysis processor in 90nm CMOS technology for portable EEG signal processing systems」主題。共同形成了獨特的指紋。

    引用此