摘要
This paper presents a power-efficient computing platform for hearing aids. The proposed platform composes four heterogeneous processing elements. Each processing element includes one tiny RISC processor and several power-efficient hardwired accelerators. The hardwired accelerators integrate static floating-point and truncated multiplier to improve signal-to-noise ratio and reduce computational complexity. Compared to the post-truncate multiplication in FIR filter, the proposed static floating-point datapath reduces 50.8% area and improves 2.2 dB SNR simultaneously.
原文 | English |
---|---|
頁面 | 2785-2788 |
頁數 | 4 |
DOIs | |
出版狀態 | Published - 2012 |
事件 | 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 - Seoul, Korea, Republic of 持續時間: 20 5月 2012 → 23 5月 2012 |
Conference
Conference | 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 |
---|---|
國家/地區 | Korea, Republic of |
城市 | Seoul |
期間 | 20/05/12 → 23/05/12 |