A low power hearing aid computing platform using lightweight processing elements

Kuo Chiang Chang*, Yu Wen Chen, Yu Ting Kuo, Chih-Wei Liu

*此作品的通信作者

    研究成果: Paper同行評審

    10 引文 斯高帕斯(Scopus)

    摘要

    This paper presents a power-efficient computing platform for hearing aids. The proposed platform composes four heterogeneous processing elements. Each processing element includes one tiny RISC processor and several power-efficient hardwired accelerators. The hardwired accelerators integrate static floating-point and truncated multiplier to improve signal-to-noise ratio and reduce computational complexity. Compared to the post-truncate multiplication in FIR filter, the proposed static floating-point datapath reduces 50.8% area and improves 2.2 dB SNR simultaneously.

    原文English
    頁面2785-2788
    頁數4
    DOIs
    出版狀態Published - 2012
    事件2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 - Seoul, Korea, Republic of
    持續時間: 20 5月 201223 5月 2012

    Conference

    Conference2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012
    國家/地區Korea, Republic of
    城市Seoul
    期間20/05/1223/05/12

    指紋

    深入研究「A low power hearing aid computing platform using lightweight processing elements」主題。共同形成了獨特的指紋。

    引用此