A high-speed low-power rail-to-rail buffer amplifier for LCD driver application

Chin Wen Lu*

*此作品的通信作者

研究成果: Conference article同行評審

摘要

A high-speed low-power rail-to-rail buffer amplifier, which is suitable for liquid crystal display driver application, is proposed. The buffer draws little current while static but has a large driving capability while transient. The circuit achieves the low dc power consumption but large driving capability by employing the variable-gain amplifiers to sense the transients of the input to turn on the output transistors, which are statically off in the stable state. This increases the speed of the circuit without increasing static power consumption too much. An experimental prototype output buffer implemented in a 0.35-μm CMOS technology demonstrates that the circuit can operate under a wide power supply range. Quiescent current of 5 μA is measured. The buffer exhibits the settling times of 1.5 μs for a voltage swing of 0.1 ∼ (VDD - 0.1) V under a 600 pF capacitance load. The area of this buffer is 30×98μm2.

原文English
頁(從 - 到)1640-1643
頁數4
期刊Digest of Technical Papers - SID International Symposium
38
發行號1
DOIs
出版狀態Published - 2007
事件2007 SID International Symposium - Long Beach, CA, 美國
持續時間: 23 5月 200725 5月 2007

指紋

深入研究「A high-speed low-power rail-to-rail buffer amplifier for LCD driver application」主題。共同形成了獨特的指紋。

引用此