A Computation-Aware TPL Utilization Procedure for Parallelizing the FastICA Algorithm on a Multi-Core CPU

Lan Da Van, Tao Jung Wang, Sing Jia Tzeng, Tzyy Ping Jung

研究成果: Conference contribution同行評審

1 引文 斯高帕斯(Scopus)

摘要

Independent Component Analysis is a widely used machine learning technique to separate mixed signals into statistically independent components. This study proposes a computation-aware (CA) Task Parallel Library (TPL) utilization procedure to parallelize the Fast Independent Component Analysis (FastICA) algorithm on a multi-core CPU. The proposed CA method separates the complex from simple computations by exploring their execution times on a multi-core CPU. TPL is used for complex calculations, but not for simple ones. In comparison to the program without the TPL, the proposed CA procedure reduces the execution time of decomposing 8- and 32-channel artificially mixed signals by 34.88% and 43.01%, respectively. The proposed CA procedure reduces the execution time of decomposing 8- and 32-channel artificially mixed signals by 10.04% and 0.93%, respectively, compared to the fully parallelized program with TPL. Using CA TPL, the decomposition of 12-channel electroencephalograms (EEG) signals take 48.27% less time than without it. The proposed CA procedure reduces execution time by 15.12% compared to the fully parallelized program with TPL.

原文English
主出版物標題Proceedings - 2021 IEEE 14th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021
發行者Institute of Electrical and Electronics Engineers Inc.
頁面171-177
頁數7
ISBN(電子)9781665438605
DOIs
出版狀態Published - 2021
事件14th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021 - Singapore, Singapore
持續時間: 20 12月 202123 12月 2021

出版系列

名字Proceedings - 2021 IEEE 14th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021

Conference

Conference14th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021
國家/地區Singapore
城市Singapore
期間20/12/2123/12/21

指紋

深入研究「A Computation-Aware TPL Utilization Procedure for Parallelizing the FastICA Algorithm on a Multi-Core CPU」主題。共同形成了獨特的指紋。

引用此