A compact RF CMOS modeling for accurate high-frequency noise simulation in sub-100-nm MOSFETs

Jyh-Chyurn Guo*, Yi M. Lin

*此作品的通信作者

    研究成果: Article同行評審

    15 引文 斯高帕斯(Scopus)

    摘要

    A compact RF CMOS model incorporating an improved thermal noise model is developed. Short-channel effects (SCEs), substrate potential fluctuation effect, and parasitic-resistance-induced excess noises were implemented in analytical formulas to accurately simulate RF noises in sub-100-nm MOSFETs. The intrinsic noise extracted through a previously developed lossy substrate de-embedding method and calculated by the improved noise model can consistently predict gate length scaling effects. For 65- and 80-nm n-channel MOS with fT above 160 and 100 GHz, NFmin at 10 GHz can be suppressed to 0.5 and 0.7 dB, respectively. Drain current noise Sid reveals an apparently larger value for 65-nm devices than that for 80-nm devices due to SCE. On the other hand, the shorter channel helps reduce the gate current noise S ig attributed to smaller gate capacitances. Gate resistance R g-induced excess noise dominates in Sig near one order higher than the intrinsic gate noise that is free from Rg for 65-nm devices. The compact RF CMOS modeling can facilitate high-frequency noise simulation accuracy in nanoscale RF CMOS circuits for low-noise design.

    原文English
    文章編號4603078
    頁(從 - 到)1684-1688
    頁數5
    期刊IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    27
    發行號9
    DOIs
    出版狀態Published - 1 9月 2008

    指紋

    深入研究「A compact RF CMOS modeling for accurate high-frequency noise simulation in sub-100-nm MOSFETs」主題。共同形成了獨特的指紋。

    引用此