A Compact Model of Ferroelectric Field-effect Transistor

Chien Ting Tung, Girish Pahwa, Sayeef Salahuddin, Chenming Hu

研究成果: Article同行評審

摘要

In this paper, we present a compact model of ferroelectric field-effect-transistor (FEFET). The model consists of a ferroelectric (FE) capacitor model and a Berkeley Short-channel IGFET Model (BSIM), a standard SPICE MOSFET model. The FE model, similar to the nucleation-limited-switching model, is based on the statistical multidomain dynamics of FE materials. The charge equality between FE and MOSFET is satisfied through the SPICE simulator. The model reproduces the steep switching in the reverse bias region observed in experimental FEFETs and the current drop at both major loop and minor loop switching. A versatile inverted-memory-window (IMW) model can model the IMW behavior of FEFET that may be caused by charge trapping. We demonstrate that the reported model can accurately fit the published data of Fin-FEFET and FDSOI-FEFET under different bias conditions.

原文English
頁(從 - 到)1
頁數1
期刊Ieee Electron Device Letters
DOIs
出版狀態Accepted/In press - 2022

指紋

深入研究「A Compact Model of Ferroelectric Field-effect Transistor」主題。共同形成了獨特的指紋。

引用此