A compact 12-bit DAC with novel bias scheme

Fang Ting Chou*, Chung-Chih Hung

*此作品的通信作者

研究成果: Letter同行評審

3 引文 斯高帕斯(Scopus)

摘要

A compact and low-power design of a 12-bit binary-weighted current-steering DAC is presented. Instead of 4096 unit current cells, the proposed design uses 192 unit current sources with two reference currents. The silicon area of the generation circuit of two reference currents is very compact as well. The area of the total current source arrays is smaller than four times the area of 6-bit current source arrays, which has significantly reduced the dimension of the analog part of a conventional 12-bit DAC. The proposed DAC achieves 400 MS/s update rate and consumes 38.7 mW from single 1.8 V supply.

原文English
期刊IEICE Electronics Express
11
發行號17
DOIs
出版狀態Published - 13 8月 2014

指紋

深入研究「A compact 12-bit DAC with novel bias scheme」主題。共同形成了獨特的指紋。

引用此