A capacitorless double-gate DRAM cell design for high density applications

Charles Kuo; Tsu Jae King; Chen-Ming Hu

doi:10.1109/IEDM.2002.1175969

A capacitorless double-gate DRAM cell design for high density applications

Charles Kuo^*
, Tsu Jae King
, Chen-Ming Hu

^*此作品的通信作者

國際半導體產業學院

研究成果: Conference article › 同行評審

37 引文斯高帕斯（Scopus）

摘要

Experimental measurements and 2-D device simulation are used to investigate a capacitorless, asymmetric double-gate DRAM (DG-DRAM) design. Soft error problems are discussed. Careful attention to cell geometry and film quality results in intrinsic retention times suitable for stand-alone and embedded memories.

原文	English
頁（從 - 到）	843-846
頁數	4
期刊	Technical Digest - International Electron Devices Meeting
DOIs	https://doi.org/10.1109/IEDM.2002.1175969
出版狀態	Published - 2002
事件	2002 IEEE International Devices Meeting (IEDM) - San Francisco, CA, 美國持續時間: 8 12月 2002 → 11 12月 2002

存取文件

10.1109/IEDM.2002.1175969

其它文件與鏈接

Link to publication in Scopus

引用此

@article{55eb9db7dc6941ad95809a86e46e35a9,

title = "A capacitorless double-gate DRAM cell design for high density applications",

abstract = "Experimental measurements and 2-D device simulation are used to investigate a capacitorless, asymmetric double-gate DRAM (DG-DRAM) design. Soft error problems are discussed. Careful attention to cell geometry and film quality results in intrinsic retention times suitable for stand-alone and embedded memories.",

author = "Charles Kuo and King, \{Tsu Jae\} and Chen-Ming Hu",

year = "2002",

doi = "10.1109/IEDM.2002.1175969",

language = "English",

pages = "843--846",

journal = "Technical Digest - International Electron Devices Meeting",

issn = "0163-1918",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2002 IEEE International Devices Meeting (IEDM) ; Conference date: 08-12-2002 Through 11-12-2002",

}

TY - JOUR

T1 - A capacitorless double-gate DRAM cell design for high density applications

AU - Kuo, Charles

AU - King, Tsu Jae

AU - Hu, Chen-Ming

PY - 2002

Y1 - 2002

N2 - Experimental measurements and 2-D device simulation are used to investigate a capacitorless, asymmetric double-gate DRAM (DG-DRAM) design. Soft error problems are discussed. Careful attention to cell geometry and film quality results in intrinsic retention times suitable for stand-alone and embedded memories.

AB - Experimental measurements and 2-D device simulation are used to investigate a capacitorless, asymmetric double-gate DRAM (DG-DRAM) design. Soft error problems are discussed. Careful attention to cell geometry and film quality results in intrinsic retention times suitable for stand-alone and embedded memories.

UR - https://www.scopus.com/pages/publications/0036932015

U2 - 10.1109/IEDM.2002.1175969

DO - 10.1109/IEDM.2002.1175969

M3 - Conference article

AN - SCOPUS:0036932015

SN - 0163-1918

SP - 843

EP - 846

JO - Technical Digest - International Electron Devices Meeting

JF - Technical Digest - International Electron Devices Meeting

T2 - 2002 IEEE International Devices Meeting (IEDM)

Y2 - 8 December 2002 through 11 December 2002

ER -

A capacitorless double-gate DRAM cell design for high density applications

摘要

存取文件

其它文件與鏈接

指紋

引用此