A 975-mW Fully Integrated Genetic Variant Discovery System-on-Chip in 28 nm for Next-Generation Sequencing

Yi Chung Wu, Yen Lung Chen, Chung Hsuan Yang, Chao Hsi Lee, Chao Yang Yu, Nian Shyang Chang, Ling Chien Chen, Jia Rong Chang, Chun Pin Lin, Hung Lieh Chen, Chi Shi Chen, Jui Hung Hung*, Chia Hsiang Yang


研究成果: Article同行評審

2 引文 斯高帕斯(Scopus)


This article presents the first dedicated system-on-chip (SoC) that supports full data analysis workflow for genetic variant discovery for next-generation sequencing (NGS). The SoC implements four major steps: preprocessing, short-read mapping, haplotype calling, and variant calling. By adopting the sBWT-based short read mapping and Genome Analysis ToolKit haplotype caller-based variant calling algorithms, this work achieves a comparable precision as the software solutions. The dedicated hardware architecture achieves high parallelism with low hardware complexity. In this SoC, the multitask sorting engine and the dynamic programming processing engine are proposed for essential computing tasks for NGS data analysis. An ARC processor is integrated to facilitate IO interfaces, including a DDR3 PHY. Fabricated in a 28-nm technology, the chip area is 12 mm2. It dissipates 975 mW at a clock frequency of 400 MHz from a 0.9-V supply. The SoC is able to complete variant discovery for the whole human genome within 37 min. Compared with an optimized graphic processing unit solution, this work is 66 × faster and also achieves an 1.59× 104 times higher energy efficiency and 3086 × higher area efficiency. Verified with the FDA standardized benchmark, the SoC achieves a precision of 99.6%. The prototype system demonstrates the analysis procedure in real time for on-site DNA sequencing.

頁(從 - 到)123-135
期刊IEEE Journal of Solid-State Circuits
出版狀態Published - 1月 2021


深入研究「A 975-mW Fully Integrated Genetic Variant Discovery System-on-Chip in 28 nm for Next-Generation Sequencing」主題。共同形成了獨特的指紋。