A 60-nm-thick enhancement mode In0.65Ga0.35As/InAs/In0.65Ga0.35As high-electron-mobility transistor fabricated using Au/Pt/Ti non-annealed ohmic technology for low-power logic applications

Faiz Aizad Fatah, Yueh Chin Lin, Ren Xuan Liu, Kai Chun Yang, Tai We Lin, Heng-Tung Hsu, Jung Hsiang Yang, Yasuyuki Miyamoto, Hiroshi Iwai, Chen-Ming Hu, Sayeef Salahuddin, Edward Yi Chang

3 引文 斯高帕斯(Scopus)
原文English
文章編號026502
期刊Applied Physics Express
9
發行號2
DOIs
出版狀態Published - 1 2月 2016

指紋

深入研究「A 60-nm-thick enhancement mode In0.65Ga0.35As/InAs/In0.65Ga0.35As high-electron-mobility transistor fabricated using Au/Pt/Ti non-annealed ohmic technology for low-power logic applications」主題。共同形成了獨特的指紋。

引用此